


Syscore  
Actel Flash Interface  
Automatic Virtex Programming

David Rohr

30.04.2008



# Virtex Components

- flash\_access
- virtex\_ok

# Virtex: flash\_access

Handle communication between RS232 and Actel

- Pins
  - data\_io (inout)
  - actel\_ready (input)
  - we\_n (output)
  - strobe (output)
  - reset (output)
- OPB Bus (myipif)

# Virtex: virtex\_ok

Send control clock to actel

- Pins
  - virtex\_clk (output)
- OPB Bus (myipif)

# Actel Components

- write\_top
- actel\_top
- flash\_access\_controller
- virtex\_check
- virtex\_programmer

# Actel: write\_top

Multiplex between Flash Access and Virtex Programming

- Pins
  - smap\_data / actel\_bus (pass through)
  - flash\_pins / led\_pins (multiplex)
  - jumper (input)
  - reset\_flash / reset\_programmer (output)

# Actel: actel\_top

Translate between Virtex and flash\_access\_controller PCI interface

- Pins

- reset (input)

- flash\_pins (pass through)

- actel\_bus (input)

- (we\_n, strobe, data\_io, reset)

- pci\_register (output)

- (address, data, command)



# Actel: flash\_access\_controller

Translate between PCI commands and flash interface

- Pins
  - flash\_pins (inout)
  - pci\_register (input)

# Actel: virtex\_check

Check if Virtex is running

- Pins
  - virtex\_clk (input)
  - program\_n (output)

# Actel: virtex\_programmer

Programm Virtex

- Pins
  - reset (input)
  - program\_n (input)
  - smap\_data (inout)
  - flash\_pins (inout)

# Jumper Settings

- Open / Open                      Reset
- Open / Closed                      Enable Flash Interface
- Close / Open                      Check and program Virtex  
from flash chip 1
- Close / Close                      Check and program Virtex  
from flash chip 2

Partial refresh mode:              (Parameter in Actel Design)

- Close / \*                      Program Virtex from chip 1  
and reprogram from chip 2

# Write Cycle

- Serial data transfer
- 1 bit transferred with rising edge of strobe
- 8 bit address / 8 bit data
- PCI Register Addresses:
  - 01 : Data Register (8 bit)
  - 02 : Address Register (bit 7:0)
  - 03 : Address Register (bit 15:8)
  - 04 : Address Register (bit 23:16)
  - 05 : Command Register (4 bit)

Example: Write 0xA0 to Address 0x0000FF of Flash State Machine

- Write 0xA0 to 0x01
- Write 0xFF to 0x02
- Write 0x00 to 0x03
- Write 0x00 to 0x04
- Write 0x02 to 0x05 (PCI\_COMMAND\_WRITE, write to command reg will start PCI command)

# Write Cycle

Flash State Machine Write Sequence:

- Write 0xAA to 0xAAA
- Write 0x55 to 0x555
- Write 0xA0 to 0xAAA
- Write [DATA] to [ADDRESS]

Composition with PCI Write Cycle:

Write 0xAA to 0x01, 0xAA to 0x02, 0x0A to 0x03, 0x00 to 0x04, 0x02 to 0x05  
Write 0x55 to 0x01, 0x55 to 0x02, 0x05 to 0x03, 0x00 to 0x04, 0x02 to 0x05  
Write 0xA0 to 0x01, 0xAA to 0x02, 0x0A to 0x03, 0x00 to 0x04, 0x02 to 0x05  
Write [DATA] to 0x01, [ADDRESS] to 0x02 – 0x04, 0x02 to 0x05

# Read Cycle

- Serial read process
- 8 bit data, no address
- Direct flash access, not talking to state machine

# Virtex Programming

- Trigger prog\_b (chip reset)
- Wait for init\_b (reset complete)
- Clock one cycle (synchronization)
- Pull cs\_b down (Start programming)
- Clock out binfile byte for byte
- Release cs\_b (binfile finished)
- Clock until done high (Startup Clock)



# Data transfer

Implemented in C++ Program

- Single byte (1 byte / sec)
- Burst mode (4 kbyte / sec)
- Copy from DDR RAM to Flash (10 kbyte / sec)

(Burst mode and DDR RAM copy are handled by  
c program in PPC)